

PG410 A01


GP106 8GB/4GB GDDR5, 256b, 256Mx32/128MX32
 Tall DVI-D + DP + DP + HDMI/DP + DP

TABLE OF CONTENTS


Page	Description
1	Table of Contents
2	Block Diagram
3	PCI Express
4	GPU FB_AB
5	MEMORY: FBA[31:0]
6	MEMORY: FBA[63:32]
7	MEMORY: FBB[31:0]
8	MEMORY: FBB[63:32]
9	MEM FB_AB PWR
10	GPU FB_CD
11	MEMORY: FBC[31:0]
12	MEMORY: FBC[63:32]
13	MEMORY: FBD[31:0]
14	MEMORY: FBD[63:32]
15	MEM FB_CD PWR
16	GPU PWR & GND
17	GPU Decoupling
18	IFPAB DVI-D-DL
19	IFPE DP
20	IFPF DP
21	IFPC HDMI/DP
22	IFPD DP
23	MIOA/B Interface and Frame Lock
24	MISC1: Fan, Thermal, JTAG, GPIO, STEREO
25	MISC2: ROM, XTAL, STRAPS


Page	Description
26	PS: 1V8_PLL, 1V8_AON
27	PS: 5V, PEX_VDD
28	PS: NV3V3, NV12V
29	PS: FBVDD
30	PS: NVVDD Controller
31	PS: NVVDD Phase 1,2 & 3
32	PS: NVVDD Rail Balance Login & Dynamic Phase
33	PS: Input, Filtering, and Monitoring
34	PS: 12V Power Steering, PSI Control & LED
35	PS: Shut Down and Sequencing
36	PS: GC6 MISC
37	MECH


6.1
 1. 1V8/3V3 VDD VREFINES
 2. 1V8/3V3 LED VREF
 3. 1V8/3V3 COLAY VREF
 4. 1V8/3V3 HDMI DP COLAY
























GDDR5 CMD Mapping

CMD	0-31	32-63
CMD0	CAS*	
CMD1	CKE*	
CMD2	RST*	
CMD3	RAS*	
CMD4	A1_A0	
CMD5	A2_A10	
CMD6	A12_RFU	
CMD7	AB*	
CMD8	AB_A11	
CMD9	A7_A6	
CMD10	WE*	
CMD11	AS_BA1	
CMD12	AS_BA2	
CMD13	A2_BA0	
CMD14	A3_BA3	
CMD15	CS*	
CMD16		CAS*
CMD17		RST*
CMD18		WE*
CMD19		AS_BA1
CMD20		AS_BA2
CMD21		A2_BA0
CMD22		A3_BA3
CMD23		CS*




MICRO-STAR INT'L CO., LTD
MS-V328


Size Custom Document Description 10 Date: Monday, July 18, 2016 ISheet 10 of 37






MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2016102002 RMA工程課
石阿鋒 (00068760)

	MICRO-STAR INT'L CO.,LTD		
	MS-V328		
	Size	Document Description	Rev
	Custom	13	6.0
Date: Tuesday, July 12, 2016		Sheet 13 of 37	

MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2016102002 RMA工程課
石阿鋒 (00068760)

	MICRO-STAR INT'L CO.,LTD		
	MS-V328		
	Size	Document Description	Rev
	Custom	14	6.0
Date: Tuesday, July 12, 2016		Sheet 14 of 37	








FBVDD



NVVDD


NVVDD
















Fused DP_PWR










STEREO



STRAP2	STRAP1	STRAP0	RAMCFG[4:0]
L	L	L	00000
L	L	H	00001
L	H	L	00010
L	H	H	00011
H	H	L	00110
H	H	H	00111
L	L	M	01000




ROM_SO	ROM_SI	ROM_SCLK	SOR_EXPOSED[3:0]	1:ENABLE 0:DISABLE
L	L	L	1111	DEFAULT
L	L	H	1110	
L	H	L	1101	
L	H	H	1100	
H	L	L	1011	
H	L	H	1010	
H	H	L	1001	
H	H	H	1000	
L	L	M	0111	
L	M	L	0110	
L	M	H	0101	
L	H	M	0100	
H	L	M	0011	
H	M	L	0010	
H	M	H	0001	
H	H	M	0000	

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	M	L	1	0	0	1
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	0	1
L	L	L	0	0	0	0


H=High :Tied to 1.8V
M=Middle:Tied to 0.9V
L=Low :Tied to 0V

1:SMB_ALT_ADDR ENABLE
0:SMB_ALT_ADDR DISABLE
1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGINAL


1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER
1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE




CFG(3:0)	Config	Width	Vendor
0000	256Mx32 256-bit	Samsung	
0001	256Mx32 256-bit	Micron	
0010	256Mx32 256-bit	Hynix	
0011	Reserved		
0100	Reserved		
0101	Reserved		
0110	Reserved		
0111	Reserved		





PEX PLL Switcher





5V Switcher



PEX_VDD DISCHARGE















CORE 90A /4 =22.5A
 CORE 1 - EXT 6
 CORE 2 - EXT 6
 CORE 3 - BUS
 CORE 4 - EXT 6
 MEM 30A- BUS


CORE 90A /3 =30A
 CORE 1 - EXT 6
 CORE 2 - EXT 6
 CORE 3 - BUS
 MEM 30A- BUS
 -BUS WARRING-






12V CURRENT STEERING (UNDER POWER BOOT):

GUIDES CURRENT FROM PEX EDGE TO PEX 6 PIN INPUT AREA



PEX Input - Power Level/PSI* Control



GPIO12_LOW_PERP*	GPU SPEED
0	Slow
1	Normal

GeForce Logo LED


```
remove GC6_FB_ENABLE
remove GPU_EVENT*
remove PEX_CLKREQ*
PEX_RST# LOGIC
```

